Abstract-We
Enhancement-Mode GaAs MOSFETs
With an In 0.3 Ga 0.7 As Channel, a Mobility of Over 5000 cm 2 /V · s, and Transconductance of Over 475 µS/µm I. INTRODUCTION F UTURE SCALING of CMOS in accordance with Moore's law and to meet the demands of the International Technology Roadmap for Semiconductors will require various nontraditional solutions such as high-κ dielectrics, metal gates, and high-mobility channels [1] . Interest has recently focused on germanium and III-V-based material systems as likely p-and n-channel ultimate scaling solutions because of their superior transport properties. It is expected that the corresponding high intrinsic hole and electron mobilities and low effective masses should translate to higher drive current and lower access resis- tance [2] - [4] . III-V MOSFET technology may also find future use in radio frequency applications at low voltage and for high efficiency, i.e., in wireless and mobile products. In this letter, we report record performance and mobility from implant-free GaAs MOSFETs [5] that feature a high-κ dielectric/metal gate stack and an In 0.3 Ga 0.7 As channel. In contrast with previously reported GaAs MOSFET electron mobility measurements made by noncontact methods of ungated structures [3] , the data reported here represent the highest mobility extracted from GaAs MOSFET I d -V ds characteristics. Previously, enhancementmode (e-mode) GaAs MOSFETs with performance that was significantly constrained by relatively high source and drain resistance were reported [6] , [7] . In this letter, we have utilized a wet etch process to remove the gate oxide prior to ohmic contact metallization rather than an ion mill technique, which delivers a reduction in contact resistance by a factor of five to ten. This is due to both the selective nature of the wet etch removal of the oxide layer, which stops on the underlying semiconductor surface and the lack of any damage introduced by the physical ion milling process.
II. EXPERIMENT
The epitaxial layer structure used to fabricate the transistors comprised the following layers that were sequentially grown on a semi-insulating (100) GaAs substrate: a 200-nm GaAs buffer; a 65-nm Al 0.2 Ga 0.8 As buffer; a 5-nm Al 0.2 Ga 0.8 As/GaAs spacer; a 10-nm In 0.3 Ga 0.7 As channel; a 3-nm GaAs spacer; a 2-nm Al 0.45 Ga 0.55 As barrier layer; a 0.5-nm GaAs layer; and a 10-nm Ga 2 O 3 /GaGdO (GGO) dielectric stack. Silicon δ-doping layers were placed above and below the channel, with doping densities of 1 × 10 12 and 3 × 10 12 cm −2 , respectively. A two-level wrap-around gate design (where the gate encircles the drain) was used to simplify the device process flow, removing the need for isolation. First, the Pt/Au gate was patterned by direct-write electron beam lithography (EBL) and liftoff. Subsequently, ohmic contacts, with a source-drain separation of 2.7 µm, were defined, again, by EBL. The GGO 2 V; I on , V gs = 2 V and V ds = 2 V). The five to ten times reduction in contact resistance from previously published devices [6] , [7] has resulted in a factor of two to six times increase in the maximum extrinsic g m . The excellent subthreshold performance and high g m indicate a minimal interface trap density over the complete gate voltage operation range. Details about the device operation of implant-free flatband MOSFETs can be found in [5] . A method that is analogous to the split CV method The wrap-around gate design precludes the split CV measurement of transistors, due to the parasitic contribution from the large probe pads. Instead, C(V g ) at 1 MHz was measured on annular CV structures, fabricated adjacent to the 20-µm gate length transistors. The channel carrier concentration n s was obtained by integration over C(V gs ). The resulting mobility/carrier concentration plot (Fig. 5) can be split into two regions -low and high carrier concentrations. The insets of Fig. 5 are the conduction band energy, E c , and the electron distribution, n, diagrams that are indicative of the free carrier positions within the layer structure for each region. In the lowcarrier-concentration region, the channel charge is well confined at the back of the In 0.3 Ga 0.7 As layer. In this situation, the electron mobility is dominated by remote Coulomb scattering from the underlying δ-doping layer. The mobility in this region increases with charge density due to enhanced screening. At higher concentrations, the charge distribution moves from the rear of the channel toward the upper interface, with an increasing applied gate voltage (and, thus, carrier concentration). The mobility peaks (5230 cm 2 /V · s; n s = 2.8 × 10 12 cm −2 ) at approximately flatband (defined as zero field in the barrier layer), which corresponds to the charge centroid being located near the center of the channel and, hence, having the minimum contribution from interface roughness scattering from either the front or back interfaces. These data show good correlation to contactless Hall effect data on similar layer structures [3] . At a higher gate voltage, channel confinement is lost, and carriers spill into the low-mobility GaAs spacer and Al 0.45 Ga 0.55 As barrier layers above the channel. This mobility extraction method neglects interface traps, which will become populated when upper confinement is lost. Hence, Hall bar measurements are required to determine the mobility/carrier concentration relationship at higher charge density.
IV. SUMMARY
Recent developments in improving contact resistance have enabled the demonstration of e-mode GaAs MOSFETs with an In 0.3 Ga 0.7 As channel and extrinsic transconductance of over 475 µS/µm-the highest value reported to date. These 1-µm gate length devices have excellent subthreshold performance (102 mV/dec), positive threshold voltage (0.26 V), and large I d,sat (407 µA/µm). A peak effective mobility of 5230 cm 2 /V · s (n s = 2.8 × 10 12 cm −2 ) was extracted from long-channel devices. This is the highest value reported for any MOSFET device and indicates the potential of this technology for future n-channel CMOS solutions.
